Synopsys launches new chip verification platforms for AI designs

Go back to Synopsys launches new chip verification platforms for AI designs

Synopsys Introduces Software-Defined Hardware-Assisted Verification to Enable AI Proliferation

March 11, 2026 12:00 PM EDT

New product capabilities deliver leading performance, capacity, and industry-first hardware-assisted test-automation capabilities to accelerate AI silicon innovation from data center to edge

Key Highlights

Software-defined approach enables an up to 2x performance boost for ZeBu Server 5 and scales capacity up to 2x with modular HAV for AI-era mega designsNew HAPS-200 12 FPGA and ZeBu-200 12 FPGA platforms for mainstream designs feature EPReady Hardware that extends emulation and prototyping capacity by 2x and delivers leading performance for emulation and prototyping use cases New, industry-first hardware-assisted test automation capabilities enable faster, earlier detection of... More