S2C, MachineWare, and Andes Introduce RISC-V Co-Emulation Solution to Accelerate Chip Development
As RISC-V designs move toward high-performance, multi-core, and highly customized architectures, pre-silicon software development and system validation have become more challenging. This co-emulation solution supports a "shift-left" verification approach, allowing hardware and software teams to work in parallel. The result is reduced development time and lower project risk.
MachineWare's SIM-V: A High-Performance Virtual Platform
MachineWare contributes its SIM-V full-system virtual platform, based on SystemC TLM-2.0, which offers high simulation speed and extensibility. SIM-V integrates with a broad range of third-party toolchains for debugging, testing, and coverage analysis.
The key strengths of SIM-V lie in its exceptional simulation performance and comprehensive support for Andes RISC-V cores. The platform provides instruction-accurate reference models that fully implement the AndeStar V5 Instruction Set Architecture, including the RISC-V Vector (V) extension. Using the SIM-V Extension API, designers can model, validate, and debug proprietary processor enhancements within a complete system simulation, with full trace and introspection capabilities for detailed visibility. "Our customers need tools that accelerate development without compromising accuracy," said
Andes: High-Performance, Customizable RISC-V Cores
Andes Technology contributes its advanced CPU IP, including the high-performance AndesCore™ AX46MPV multicore processor. AX46MPV is an 8-stage superscalar 64-bit RISC-V CPU that supports up to 16 cores with a multi-level cache structure, a powerful Vector Processing Unit (VPU) with up to 1024-bit VLEN and High-Bandwidth Vector Memory (HVM), and ISA customizations via Andes Custom Extension™ (ACE).
With full MMU support for Linux and versatile performance scaling, AX46MPV is well suited for data center AI computation elements, Linux-capable edge AI platforms, and high-performance MPUs in storage, networking, and other performance-critical domains.
"Our customers value our RISC-V IP for its performance, robustness, and ability to add custom extensions that accelerate their key applications." said Dr.
S2C: Bridging Virtual and Physical with Co-Emulation
S2C connects the SIM-V virtual platform to physical hardware through its Genesis Architect and Prodigy FPGA-based prototyping systems. In this hybrid setup, CPU models run in SIM-V while peripheral subsystems execute at high speed on FPGA, connected via a high-speed transactional bridge. This approach provides a realistic system context capable of running full software stacks—from bootloader to application—while retaining detailed debug visibility.
Key Use Cases & Customer Benefits
The joint solution supports multiple critical development stages:
- Pre-silicon software development
- Hardware/software co-verification
- System performance analysis and tuning
- Custom ISA extension development and debug
"Through co-emulation, our customers can accelerate time-to-market, reduce costs, and ensure software maturity—while benefiting from both cycle-accurate debugging and high-speed execution," said Ying, VP of S2C. "But we can't achieve this alone. We will continue to build on the high-performance advantages of hardware-assisted verification and work closely with our partners to collaboratively deliver shift-left solutions across the ecosystem."
Looking Ahead
S2C, MachineWare, and Andes remain committed to advancing verification methodologies and providing scalable, efficient, and robust development tools for the RISC-V community. Together, the companies aim to strengthen the ecosystem for next-generation RISC-V chip design.
About MachineWare
MachineWare GmbH, headquartered in
About Andes Technology
As a Founding Premier member of RISC-V International and a leader in commercial CPU IP, Andes Technology (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099) is driving the global adoption of RISC-
About S2C
S2C is a leading global supplier of FPGA prototyping solutions for today's innovative SoC and ASIC designs, now with the second largest share of the global prototyping market. S2C has been successfully delivering rapid SoC prototyping solutions since 2003. With over 600 customers, including 11 of the world's top 25 semiconductor companies, our world-class engineering team and customer-centric sales team are experts at addressing our customer's SoC and ASIC verification needs. S2C has offices and sales representatives in
View original content:https://www.prnewswire.com/news-releases/s2c-machineware-and-andes-introduce-risc-v-co-emulation-solution-to-accelerate-chip-development-302642866.html
SOURCE S2C
Serious News for Serious Traders! Try StreetInsider.com Premium Free!
You May Also Be Interested In
- Alchemy Pay Secures Illinois Money Transmitter License, Expanding U.S. Regulatory Coverage to 18 States
- Odie Announces Partnership with Magiq to Build the Foundation for AI-Native Insurance Operations
- Vermeer Achieves Final Assessment Status for CMMC Level 2, Strengthening Its Position as a Trusted Defense Technology Partner
Create E-mail Alert Related Categories
PRNewswire, Press ReleasesRelated Entities
TwitterSign up for StreetInsider Free!
Receive full access to all new and archived articles, unlimited portfolio tracking, e-mail alerts, custom newswires and RSS feeds - and more!



Tweet
Share