StreetInsider.com News Articles

Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes

Wed, 23 Sep 2026 15:00:00 -0400

Expanded partnership spans TSMC A14 certification, silicon-proven IP on TSMC N3P/N2P, wafer-scale 3D-IC for hundreds of chiplets, and agentic AI flows

SAN JOSE, Calif.--(BUSINESS WIRE)-- Cadence (Nasdaq: CDNS) today announced an expanded partnership with TSMC to deliver advanced capabilities for AI and HPC designers. Cadence has achieved tool certification for TSMC’s advanced A14 process, demonstrated an industry-leading UALink solution in TSMC N3P, and introduced new silicon-proven IP for N3P and N2P technologies. Through this partnership, the companies are enabling agentic AI chip and 3D-IC design flows across TSMC's N3, N2, A16™ and A14 process technologies, including TSMC

Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes

Wed, 23 Sep 2026 15:00:00 -0400

Expanded partnership spans TSMC A14 certification, silicon-proven IP on TSMC N3P/N2P, wafer-scale 3D-IC for hundreds of chiplets, and agentic AI flows

Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization

Tue, 22 Sep 2026 09:00:00 -0400

New AI agent leverages core EDA technologies to both create RTL from specifications and upgrade RTL with signoff‑grade quality and performance, validated in early trials with Honda

SAN JOSE, Calif.--(BUSINESS WIRE)-- Cadence (Nasdaq: CDNS) today introduced a new agent for Cadence® ChipStack™ AI Super Agent that automates front‑end digital design and verification—covering power, performance and area (PPA)-driven spec‑to‑RTL generation, RTL analysis, and refinement; all from natural language prompts. Building on the industry’s first agentic workflow for front‑end design and verification announced in February 2026, this RTL Generation Agent extends the ChipStack AI Super Agent

Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization

Tue, 22 Sep 2026 09:00:00 -0400

New AI agent leverages core EDA technologies to both create RTL from specifications and upgrade RTL with signoff‑grade quality and performance, validated in early trials with Honda

Form 4 CADENCE DESIGN SYSTEMS For: Sep 17 Filed by: Scannell Paul

Mon, 21 Sep 2026 17:23:00 -0400

si-local-file:///var/storage/secattach/20260921/27086102.html

Form 4 CADENCE DESIGN SYSTEMS For: Sep 17 Filed by: Cunningham Paul

Mon, 21 Sep 2026 17:22:00 -0400

si-local-file:///var/storage/secattach/20260921/27086093.html

Form 4 CADENCE DESIGN SYSTEMS For: Sep 17 Filed by: WALL JOHN M

Mon, 21 Sep 2026 17:22:00 -0400

si-local-file:///var/storage/secattach/20260921/27086096.html

Form 4 CADENCE DESIGN SYSTEMS For: Sep 17 Filed by: TENG CHIN-CHI

Mon, 21 Sep 2026 17:22:00 -0400

si-local-file:///var/storage/secattach/20260921/27086098.html

Form 4 CADENCE DESIGN SYSTEMS For: Sep 17 Filed by: DEVGAN ANIRUDH

Mon, 21 Sep 2026 17:22:00 -0400

si-local-file:///var/storage/secattach/20260921/27086099.html

Form 4 CADENCE DESIGN SYSTEMS For: Sep 15 Filed by: Cunningham Paul

Thu, 17 Sep 2026 17:42:00 -0400

si-local-file:///var/storage/secattach/20260917/27076942.html

Form 4 CADENCE DESIGN SYSTEMS For: Sep 15 Filed by: WALL JOHN M

Thu, 17 Sep 2026 17:42:00 -0400

si-local-file:///var/storage/secattach/20260917/27076943.html

Form 4 CADENCE DESIGN SYSTEMS For: Sep 15 Filed by: DEVGAN ANIRUDH

Thu, 17 Sep 2026 17:42:00 -0400

si-local-file:///var/storage/secattach/20260917/27076944.html

Form 4 CADENCE DESIGN SYSTEMS For: Sep 15 Filed by: TENG CHIN-CHI

Thu, 17 Sep 2026 17:42:00 -0400

si-local-file:///var/storage/secattach/20260917/27076946.html

Form 144 CADENCE DESIGN SYSTEMS Filed by: Cunningham Paul

Tue, 15 Sep 2026 16:50:00 -0400

si-local-file:///var/storage/secattach/20260915/27065525.html

Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture

Tue, 15 Sep 2026 09:00:00 -0400

Enhanced DSP architecture provides 5X performance boost over previous-generation ADSP processor core

SAN JOSE, Calif.--(BUSINESS WIRE)-- Cadence (Nasdaq: CDNS) today announced that its Tensilica IP Group and Analog Devices, Inc. (ADI) worked together to develop the latest generation of SHARC® automotive audio processors, further strengthening ADI’s industry-leading position in premium in-vehicle audio solutions. The joint effort brings Cadence’s highly optimized Tensilica DSP architecture into the next-generation ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions, and greater system intelligence for future automotive platforms.

This press release features multimedia. View the full release here:

Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture

Tue, 15 Sep 2026 09:00:00 -0400

Enhanced DSP architecture provides 5X performance boost over previous-generation ADSP processor core

This press release features multimedia. View the full release here:

Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture

Tue, 15 Sep 2026 09:00:00 -0400

Enhanced DSP architecture provides 5X performance boost over previous-generation ADSP processor core

This press release features multimedia. View the full release here:

Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture

Tue, 15 Sep 2026 09:00:00 -0400

Enhanced DSP architecture provides 5X performance boost over previous-generation ADSP processor core

This press release features multimedia. View the full release here:

Form 4 CADENCE DESIGN SYSTEMS For: Sep 10 Filed by: Brennan Ita M

Mon, 14 Sep 2026 18:42:00 -0400

si-local-file:///var/storage/secattach/20260914/27059636.html

FBN Securities Starts Cadence Designs (CDNS) at Outperform

Fri, 11 Sep 2026 07:23:48 -0400

FBN Securities analyst Shebly Seyrafi initiates coverage on Cadence Designs (NASDAQ: CDNS) with a Outperform rating and a price target of $375.00.

The analyst comments "We are initiating coverage of CDNS with an Outperform rating and a $375 price target. Cadence Design Systems is a leading electronic design automation (EDA) franchise sitting at the center of the global semiconductor and system-design supply chain, pairing a sticky, roughly 80%-recurring software model with high value emulation hardware, a fast-growing semiconductor IP portfolio, and an expanding system-design and multiphysics business. Those four scaled engines, plus an emerging agentic-AI layer, are supported by durable secular

FBN Securities Starts Cadence Designs (CDNS) at Outperform

Fri, 11 Sep 2026 07:23:48 -0400

FBN Securities analyst Shebly Seyrafi initiates coverage on Cadence Designs (NASDAQ: CDNS) with a Outperform rating and a price target of $375.00.

Form 144 CADENCE DESIGN SYSTEMS Filed by: Brennan Ita M

Thu, 10 Sep 2026 16:19:00 -0400

si-local-file:///var/storage/secattach/20260910/27048714.html

Form 4 CADENCE DESIGN SYSTEMS For: Aug 25 Filed by: Cunningham Paul

Thu, 27 Aug 2026 18:14:00 -0400

si-local-file:///var/storage/secattach/20260827/26991551.html

Form 4 CADENCE DESIGN SYSTEMS For: Aug 25 Filed by: Cunningham Paul

Thu, 27 Aug 2026 18:14:00 -0400

si-local-file:///var/storage/secattach/20260827/26991551.html

Form 4 CADENCE DESIGN SYSTEMS For: Aug 25 Filed by: SANGIOVANNI VINCENTELLI ALBERTO

Thu, 27 Aug 2026 18:14:00 -0400

si-local-file:///var/storage/secattach/20260827/26991552.html